


Tungsten in Integrated Circuits

Tiny tungsten highways for
today's chip generation

by Wolf-Dieter Schubert and Eric Lassner



A chip or integrated circuit is a fingernail-sized piece of extremely pure silicon wafer-like layered with circuitry. These chips created the information age with all the electronic marvels which changed our world so dramatically. Storage and processing of information in a chip takes place in tiny electronic structures, mostly transistors. They act as electronic switches, which are interconnected to a high degree of complexity, enabling today almost any kind of computation. The demand for semiconductors and related equipment is still steadily growing. Main drivers of this demand for advanced chips are communications, consumer applications and computing. In 1999 the worldwide market for chips is worth approximately 150 billion US \$ and by 2003 it is expected to double to over 300 billion US \$.

Chips are not very old. Their development started around 1960 and went on avalanche-like as demonstrated in **Table 1**. As the number of electronic structures on a chip increased with time the structures became smaller and the circuit functionality increased enormously.

A chip has a complicated, multilayered structure which consists of different metals, semiconductors and dielectrics in different shapes (see **Figure 1**). Chip production is a very complex manufacturing process involving hundreds of steps and all of them have to be performed under extreme precision and cleanliness. Operations are performed by computer controlled robotic devices in “clean rooms” that are a thousand times cleaner than a hospital operating room.

Table 1: Maximum number of transistors in an Integrated Circuit (IC) and driving forces for chip development

Period	Transistors per IC	Application
1960s	10^3	
1970s	$10^3 - 5 \cdot 10^4$	watches and pocket calculators
1980s	$5 \cdot 10^4 - 10^6$	PC
1990s	$10^6 - 5 \cdot 10^7$	PC, network, internet, telecommunication
2000+	$\leq 5 \cdot 10^7$	mobile telecom, internet
2010 forecast	$10^9 - 10^{10}$	

All raw materials have to be of special purity. Several main operations are the basis of chip making: oxidation, ion implantation and diffusion, deposition of thin films (by chemical vapor deposition (CVD) or physical vapor deposition (PVD)), electro plating, patterning (photolithography) and etching (can be also combined with mechanical polishing). Between these steps sometimes a Rapid Thermal Processing is applied for changing the characteristics of the deposited film. Another in-between step can be Chemical Mechanical Polishing to produce a planar surface of the deposited layer. Processing of a chip may vary from a few days to up to three month requiring a careful testing at each step of the process. (**Figure 1**).




Figure 1: Schematic cross-section of a modern silicon IC; vias (tungsten plugs); gates (tungsten silicide); four layers of metal interconnect (Al). Courtesy of austriamicrosystems AG, AMS.

The basis of a chip is a silicon plate or substrate, also named wafer (purity 99.9999999%). Above processes and sometimes some more are repeated many times on the base resulting in the built-up of microscopically thin layers of different materials. After completion a single wafer will contain hundreds of individual chips (**Figure 2**) that can be tested on the wafer level for their properties, cut from the wafer, packaged and assembled (**Figure 3**). Prior to shipment a final test is usually performed on the assembled parts.




Figure 2: (a) Wafer in production; still missing interconnects and wiring plains; (b) Finished Wafer already cut; chips are removed automatically. Courtesy of austriamicrosystems AG, AMS.

Tungsten is applied as tungsten metal, tungsten silicide, tungsten nitride and tungsten titanium alloy thin films or plugs (see **Figure 4**). The deposition is performed either by CVD or PVD. The dimension of these components vary depending on chip application between nm and μm .

As size measure for a special technology acts the Minimum Feature Size which corresponds to the minimum drawn channel length in MOS (**metal-oxide-semiconductor**) transistors. According to Moore's Law, in the course of development it decreased every third year by the factor 0.7 (from 250 nm in 1997 to 130 nm in 2003), whereas the chip size increased by 16% yearly. By that the performance




Figure 3: Assembled chip; chip is in the middle; contacts by gold and aluminium wires to outside. Courtesy of austriamicrosystems AG, AMS.

of a chip in average is doubled every 1½ year. It is assumed that the minimum feature size will further decrease to 50 nm until 2012. The ultimate limit appears today to be 25 nm. The smaller the size gets the more sensitive the process becomes in regard to materials and layer properties.





Figure 4: "Tiny Highways" provide the interconnections among individual transistors and other devices of a chip. Low-angle scanning electron micrograph of a portion of a partially completed SRAM array (static random access memory) containing six-device memory cells. The insulating oxide films have been removed, revealing the lower levels of the interconnection structure of the array. Local interconnections made of tungsten provide cross-coupling for the n+ and p+ diffusion contacts. Tungsten contact studs constitute the upper portions of the contact paths to the global interconnections. Courtesy of IBM; USA; <http://www-3.ibm.com/chips/technology/>

An example for an electronic equipment which contains a chip with feature size < 150 nm and which is known to everybody is the today's mobile phone. Another well known example is the 2.2 GHz Pentium® 4 processor that consists of 55 million transistors with structure sizes as small as 60 nm and six layers of Cu interconnects with an overall lengths of more than three kilometres of internal "wiring".

Tungsten sources

Tungsten Hexafluoride: WF₆

The main source for tungsten applications in micro-electronics is tungsten hexafluoride. It serves in chemical vapor deposition (CVD) of tungsten or tungsten silicide as thin films or plugs. Its most convenient production procedure is the direct fluorination of tungsten at 350 – 400 °C in a flowing system according to equation



It is a white solid below 2.0°C, a pale yellow liquid up to 17.2°C and a colorless gas above. It is one of the heaviest gases known (149 times heavier than hydrogen).

It is very reactive, attacks most metals and also glass and decomposes in presence of water vapor.

Crucial for its application in microelectronics production is the purity which ranges depending on application between 99.98% (electronic), 99.998% (VLSI = very large scale integration) and 99.9998% (megaclass). The annual consumption worldwide can be estimated to be around 200 t and is steadily growing due to the constant increase in electronics production.

Sputter Targets

Another tungsten source are sputter targets of tungsten metal, tungsten silicide and tungsten titanium alloy for physical vapor deposition (PVD). Also in this application highest purity is crucial. 6N tungsten powder, that means a purity of 99.9999%, is commercially available today for target production. In particular the uranium and thorium contents must be very low (<0.3 ng/g). Due to their α-particle emission they cause "soft errors" in memory circuits. Not only the purity is important, but also density, surface cleanliness and microstructure. These properties are responsible for particle generation during sputtering, which should be extremely low.

Deposition of Tungsten

All advanced chips rely on tungsten contacts (vias, plugs) to connect the transistor and the interconnecting layers (see scheme in **Figure 1** and SEM micrographs in **Figures 4, 5**). Sometimes also interconnect layers itself consist of tungsten. The properties which make tungsten the preferred material for that purpose are: low resistance, low stress, excellent conformal step coverage, nearly equal thermal expansion coefficient as silicon, good electromigration resistance and low resistance contacts to silicon. The void for the plug prior to tungsten deposition has to be coated by a thin layer of Ti/TiN as diffusion barrier. As well CVD as PVD are used to deposit tungsten, but the first method is preferred, because of better process control especially for smaller dimensions.





Figure 5: SEM micrograph of a four level metal process using tungsten plugs; tungsten plugs are the vertical conductive layers used to connect one horizontal layer of conductors with another horizontal layer of conductors on a chip. Courtesy of austriamicrosystems AG, AMS.

In PVD argon ions produced from a gun are shot under vacuum on the target liberating target atoms which deposit on the substrate.

The principle of CVD is, that the two gaseous reactants are mixed very close above the substrate surface, where the solid tungsten is deposited at elevated temperature.

The chemical reaction for the tungsten CVD process is shown in the equation



HF formed during the reaction locally may form defects like wormholes and encroachment, giving the possibility to foreign atoms to migrate to the semiconductor. Therefore, in the beginning of the tungsten deposition silane (SiH₄) is used as reducing agent to produce a thin first tungsten nucleation layer. As long as the molar ratio of tungsten hexafluoride and silane is kept below 1, α-tungsten is deposited and no silicon. The reaction with silane is much faster as with hydrogen and results in a tungsten film with good adhesion and none of above defects. The further filling of the void is done by hydrogen reduction. The deposition is performed in special equipment under low pressure at temperatures ranging between 250 and 500°C.

In order to fill the void for the plug completely an overfill and a subsequent etch back will be necessary to end up in a planar surface.

In case of 90 nm technology and also for lower gate dimensions a special process named ALD (Atomic Layer Deposition) is applied to deposit the first film. In principle it is also a CVD process but using more sophisticated equipment and running under very low pressure and flow rate of the reactant gases in very short process steps (approx. 100 msec) at 300–350°C. The growth rate per cycle is 2.5–3.0 Å. The process uses diborane instead of silane as reducing agent and provides a 100 % step coverage also at aspect ratios of 20:1 and more.

Deposition of WSi_x (x = 2.55–3.00)

Tungsten silicide is applied in gate electrodes (see scheme in **Figure 1** and SEM micrograph in **Figure 6**) down to a feature size of 0.35µm. For smaller dimensions silicides of cobalt or titanium are in use. Tungsten silicide lowers the gate resistance and thus the gate delay time. And, therefore, it is responsible for the basic function (speed) of an integrated circuit .

The following properties are responsible for the use of tungsten silicide in above applications:

- electric resistivity 30 µΩ·cm
- extreme short gate delay time (10⁻⁹–10⁻¹⁰ sec).

The requirements for the film are: uniform film composition across the interface and the bulk of the film, low stress as deposited and annealed and low F and Cl impurities. Moreover, a high step coverage, no cracks after anneal, excellent adhesion and no delamination are of importance.





Figure 6: SEM micrograph of a transistor using a tungsten silicide gate (cross sectional view). Courtesy of austriamicrosystems AG, AMS.

In principle there are two methods in use to deposit WSi_x. Either to reduce tungsten hexafluoride with silane at 400°C. This is the same process as described for the deposition of tungsten metal, but the molar ratio of the reactants is shifted more to the side of silane. The reaction is symbolized in the equation



The second method uses dichlorosilane as reducing agent at 550°C and the reaction is given in the equation



The silane process is stable due to the high reactivity of the reacting gases and insensitive to wafer surface conditions. The fluorine concentrations in the deposited layer are higher as in the dichlorosilane process. The layer has a low step coverage and an instability during annealing, because the as deposited layer is amorphous and recrystallizes on heating.

The dichlorosilane process, due to a decreased reactivity of the two compounds, results in highest quality tungsten silicide layer with good step coverage, less impurities and a polycrystalline layer, resulting in much less stress after anneal. But the process is less stable, less robust, depends on the surface properties, on temperature and substrate type.

For even lower resistivity gates and to reduce the RC delay tungsten/tungsten nitride is in use.

Tungsten demand

The tungsten demand for integrated circuits due to the thin films and the miniaturization is in general very low, but the effects of this small quantity are enormous if we consider all the possibilities which are offered today by microelectronic equipments and their world wide dense distribution.

Most of the tungsten input in chip technology gets lost by deposition on masks and equipment parts and also by subsequent etching or polishing.

After all we should ask – *how much tungsten is contained in a chip?* It depends mainly on its dimension and its feature size. A rough estimation reveals that a plug in a common device corresponds to $2 \cdot 10^{-14}$ g W and a gate is even less. If we assume to be 106 plugs and gates in a chip, it would correspond to approx. 10^{-8} g W. Compared to other tungsten consumers it is only a homeopathic dose or a little bit more than nothing. But it is an essential part of a chip and a chip is a very important tool in today's human life.

Acknowledgement:

For valuable information, literature and photographs the authors feel kindly indebted to austriamicrosystems AG.; AMS, A-8141 Unterpremstätten, Austria, especially to Dipl. Ing. Ewald Stueckler and to IBM for providing the copyright for Figure 4.

Remarks from May 2024 by the Secretary-General of ITIA:

Development between the first publication of this newsletter in 2003 and today, more than 20 years later, indicates a strong growth of this sector. The main drivers are both the vastly higher integration of today's microchips, as compared to 20 years ago and the exponential growth in application of such chips. They are almost everywhere, and an ordinary car may contain as many as 1500 up to 3000 integrated circuits.

Tonnage of WF6 (and 61% thereof is W content) increased from few hundred tons a year (information presented in the 2003 ITIA newsletter) to few thousand tons a year according to ITIA's most recent End-Use analysis for tungsten (SMR report 2022).

The global market for tungsten hexafluoride (according to <https://www.businessresearchinsights.com/market-reports/tungsten-hexafluoride-market-104580>, visited 24. May 2024) was estimated to roughly 500 Mio USD in 2021 and to grow by 17.6% annually (CAGR) over a ten-year period.

Publisher:

International Tungsten Industry Association
1st Floor 454–458 Chiswick High Road, London W4 5TT, UK
Tel +44 20 8996 2221 | Email info@itia.info | www.itia.info

Editor in Chief:

Burghard Zeiler

Copyright:

Agreement to cite text from the ITIA Newsletters must be requested in advance from ITIA. Permission to use the illustrations, however, must be sought direct from the owner of the original copyright.

Disclaimer:

The International Tungsten Association (ITIA) has made every effort to ensure that the information presented is technically correct. However, ITIA does not represent or warrant the accuracy of the information contained in the Tungsten Newsletter or its suitability for any general or specific use. The reader is advised that the material contained herein is for information purposes only; it should not be used or relied upon for any specific or general application without first obtaining competent advice. ITIA, its members, employees and consultants disclaim any and all liability or responsibility of any kind of loss, damage, or injury resulting from the use of the information contained in this publication.