Loading…
RISC-V Summit has ended
October 22-23, 2025
Santa Clara, CA
View More DetailsRegistration

The Sched app allows you to build your schedule but is not a substitute for your event registration. You must be registered for RISC-V Summit to participate in the sessions. If you have not registered but would like to join us, please go to the event registration page to purchase a registration.
Wednesday October 22, 2025 1:55pm - 2:13pm PDT


The latest RISC-V ISA specification allows for runtime configuration of the data endian between little and big. Since no one had done this before, we decided to investigate how difficult it would be to get an prototype Linux implementation running in big endian on an emulated RISC-V system such as under QEMU.

The talk goes from the description of the new ISA feature, our initial analysis and the modifications to software such as the Linux kernel, QEMU and OpenSBI and an overview of the issues that we found and how to fix them. This includes kvm and how that works with mixed endian kvm instances, and the modifications to kvmtool to make this work.

We conclude with how the project went, what we published and a call to arms to continue testing and fixing outstanding issues.
Speakers
avatar for Lawrence Hunter

Lawrence Hunter

Software Engineer, Codethink
Software Engineer at Codethink
avatar for Roan Richmond

Roan Richmond

Software Engineer, Codethink
Software engineer with interests in low level software development and open-source.
Wednesday October 22, 2025 1:55pm - 2:13pm PDT
Grand Ballroom G (Level 1)
  Software

Sign up or log in to save this to your schedule, view media, leave feedback and see who's attending!

Share Modal

Share this link via

Or copy link